

# Power Quality Improvement in Distribution System by Using DSTATCOM with Predictive ANN

K. Seetharamanjaneyulu<sup>1</sup>, G.Nagaraju<sup>2</sup>,

<sup>1</sup> Pursuing M.Tech in PEED, Dept. of EEE, Narasaraopet Engineering College, Andhra Pradesh, India

<sup>2</sup> Asst. Professor, Department of EEE, Narasaraopet Engineering College, Andhra Pradesh, India,

**Abstract:** Any electrical power system consists of wide range of electrical, electronic and power electronic equipment in commercial and industrial applications. The quality of the power is effected by many factors like harmonic contamination, arc in arc furnace, sag and swell due to the increment of non-linear loads such as large thyristor power converters, rectifiers, voltage and current flickering, arc in arc furnaces and switching of loads respectively which also affects the sensitive loads to be fed from the system.

In This paper presents a new synchronous-reference frame (SRF)-based control method to compensate power-quality (PQ) problems (reactive power, to provide load balancing, to eliminate harmonics, to correct power factor) through a three-phase four-wire unified PQ conditioner (DSTATCOM) under unbalanced and distorted load conditions. The efficiency of the DSTATCOM depends on the performance of the efficiency control technique involved in switching the inverters. Unlike previous approaches, this paper presents a hysteresis voltage control technique of DSTATCOM based on bipolar and unipolar Pulse Width Modulation (PWM). The hysteresis voltage control has a very fast response, simple operation and variable switching frequency. To evaluate the quality of the load voltage during the operation of DSTATCOM, Total Harmonic Distortion (THD) is calculated with various controllers (PI, ANN). The proposed DSTATCOM system can improve the power quality at the point of common coupling on power distribution systems under unbalanced and distorted load conditions with SRF-EPLL control Technique. The validity of proposed method and achievement of desired compensation are confirmed by the results of the simulation in MATLAB/ Simulink.

**Keywords:** Distribution static compensator (DSTATCOM), enhanced phase-locked loop (EPLL), load balancing, reactive power compensation, zero voltage regulation (ZVR), artificial neural network (ANN), proportional integral (PI).

## I. INTRODUCTION

Modern power systems are complex networks, where hundreds of generating stations and thousands of load centers are interconnected through long power transmission and distribution networks. Even though the power generation in most countries is fairly reliable, the quality of power is not so reliable. Power distribution system should provide their customers with an uninterrupted flow of energy at smooth sinusoidal voltage at the contracted magnitude level and frequency. Power system especially distribution systems have numerous non linear loads, which significantly affect the quality of power supplies. This ends up producing many power quality problems. Apart from non linear loads events like capacitor switching, motor starting and unusual faults could also inflict power quality problems.

There are mitigation techniques for power quality problems in the distribution system and the group of devices is known by the generic name of custom power devices (CPDs). The distribution static compensator (DSTATCOM) is a shunt-connected CPD capable of compensating power quality problems in the load current. Some of the topologies of DSTATCOM for three-phase four-wire system for the mitigation of neutral current along with power quality compensation in the source current are four-leg voltage source converter (VSC), three single-phase VSCs, three-leg VSC with split capacitors, three-leg VSC with zigzag transformer and three-leg VSC with neutral terminal at the positive or negative of dc bus. The voltage regulation in the distribution feeder is improved by installing a shunt compensator. There are many control schemes reported in the literature for control of shunt active compensators such as instantaneous reactive power theory, power balance theory, synchronous reference frame theory, symmetrical components based, etc. The synchronous reference frame theory is used for the control of the proposed DSTATCOM.

In this paper, proposed control algorithm based on enhanced phase-locked loop (EPLL) scheme is implemented for compensation of reactive power,

harmonics elimination, load balancing in power factor correction (PFC) and zero voltage regulation (ZVR) modes of operation of DSTATCOM in three phase distorted voltage supply system under unbalanced nonlinear loads. The EPLL is used as the basic structure for harmonic and inter harmonic estimation, and several of such sections are arranged together. Each one is adjusted to estimate a single sinusoid waveform. This control algorithm has the following features:

- a. It is adaptive in nature and adopts the variations in amplitude, phase angle and frequency of the input signals.
- b. Speed and accuracy of its response are under control, and performance is not affected due to noise and distortion.
- c. The structure of EPLL is simple due to this reason; its implementation in real time using DSP or any other embedded controllers is easy.
- d. It is a continuous time non window-based approach and offers regular adjustment to the frequency variation; also, performance does not depend upon internal parameter settings.
- e. It is also able to extract accurate fundamental components from polluted utility or supply systems.
- f. It is not affected from the existence of double frequency ripples in the loop.

## II. DSTATCOM AND SYSTEM CONFIGURATION

Before going to discuss about DSTATCOM, we need to know about STATCOM. A STATCOM system is nothing but a three phase inverter connected to the grid through a reactor and a connecting transformer. In the three phase inverter instead of a DC battery, a capacitor is used to provide the DC link voltage. A controller is used to control the voltages, phase and the frequency of the STATCOM to maintain synchronism with the grid.

The active and reactive power transfer between the power system and the STATCOM is caused by the voltage difference across this reactance. The STATCOM is connected in shunt with the power networks at customer side, where the load compensation. All required voltages and currents are measured and are fed into the controller to be compared with the commands. The controller then performs closed loop feedback control and outputs a set of switching signals to drive the main semiconductor switches (IGBT's, which are used at the distribution level) of the power converter accordingly. By varying the amplitude of the output voltages produced, the reactive power exchange between the converter and the ac system can be controlled.

In this way the inverter absorbs a small amount of real power from the ac system to replenish its internal losses and keep the capacitor voltage at the desired level. The mechanism of phase angle adjustment can also be used to control the var generation or absorption by increasing or decreasing the capacitor voltage, and thereby the amplitude of the output voltage produced by the inverter. A STATCOM used in the distribution system is generally called as a DSTATCOM.

The DSTATCOM consists of a voltage source converter (VSC) based on self commutating semiconductor valves and a capacitor on the dc bus. This compensating device is connected at point of common coupling (PCC) through interfacing inductances. In general, the functions of DSTATCOM are reactive power compensation, harmonics elimination, along with load balancing in the distribution system in PFC and ZVR modes of operation.

Fig. 1 shows a schematic diagram of a DSTATCOM connected to a three phase ac mains having a source impedance ( $R_s, L_s$ ) feeding variety of three phase loads. Interfacing inductors ( $L_f$ ) are used at ac side of the VSC for reducing ripple in compensating currents. A series connected capacitor ( $C_f$ ) and a resistor ( $R_f$ ) represent the ripple filter installed at PCC in parallel with the loads and the DSTATCOM to filter the high frequency switching noise of the voltages at PCC. The compensating currents ( $i_{ca}, i_{cb}, i_{cc}$ ) are injected by DSTATCOM to cancel harmonics/reactive power components of load currents.




Fig.1. Schematic diagram of DSTATCOM.

### III. CONTROL ALGORITHM OF DSTATCOM

Fig. 2 shows a block diagram of proposed control algorithm based on EPLL scheme for extraction of reference source currents. Basic equations for estimation of different control signals of control algorithm are given as.

#### A. Estimation of In-Phase and Quadrature Unit Voltage Templates

Three phase sensed PCC voltages ( $V_{sa}$ ,  $V_{sb}$ ,  $V_{sc}$ ) may consist of harmonics and negative sequence components. These PCC voltages are processed through band pass filters (BPFs) to filter noise and harmonics. These filtered PCC voltages may also be unbalanced. The individual amplitude of each of these three phase voltages are estimated through squaring them and then processed through low passed filters (LPFs) as follows:

$$v'_{ta} = \sqrt{\left[2 \left(\frac{v_{sa}^2}{2}\right)\right]},$$

$$v'_{tb} = \sqrt{\left[2 \left(\frac{v_{sb}^2}{2}\right)\right]} \quad \text{and} \quad v'_{tc} = \sqrt{\left[2 \left(\frac{v_{sc}^2}{2}\right)\right]}$$

After processing, these voltages ( $v'_{ta}$ ,  $v'_{tb}$ ,  $v'_{tc}$ ) through LPFs, these are constant valued amplitudes represented as  $V_{ta}$ ,  $V_{tb}$ , and  $V_{tc}$  for phases a, b, and c.

Inphase unit templates of PCC voltages are estimated as

$$u_{sap} = \frac{v_{sa}}{V_{ta}}, \quad u_{sbp} = \frac{v_{sb}}{V_{tb}}, \quad u_{scp} = \frac{v_{sc}}{V_{tc}}$$

Moreover, the quadrature unit templates are estimated as

$$u_{saq} = \frac{(-u_{sbp} + u_{scp})}{\sqrt{3}},$$

$$u_{sbq} = \frac{(3u_{sap} + u_{sbp} - u_{scp})}{2\sqrt{3}}$$

$$u_{scq} = \frac{(-3u_{sap} + u_{sbp} - u_{scp})}{2\sqrt{3}}$$

The amplitude of PCC voltages is estimated as

$$v'_t = \sqrt{\frac{2(v_{sa}^2 + v_{sb}^2 + v_{sc}^2)}{3}}$$

This amplitude  $v'_t$  may have ripples because of fundamental negative sequence voltage present in PCC voltages. This  $v'_t$  is processed through LPF to achieve amplitude of fundamental positive-sequence PCC voltages and it is represented as for the control of PCC voltages

#### B. Estimation of Fundamental Active and Reactive Power

**Components of Load Currents** The fundamental active and reactive power components of load currents are estimated by using proposed control algorithm based on EPLL scheme in each phase. EPLL used in phase 'a' receives the input signal as the load current  $i_{La}$ . Difference between  $i_{La}$  and  $i_{Lfa}$  is the total distortion in the applied signal. It is denoted as


#### C. Estimation of Average Amplitude of Active and Reactive Power Components of Load Currents

The average amplitude of fundamental active and reactive powers components of the three phase load currents are estimated using the amplitude of active and reactive power components of load currents. An average value of amplitudes is estimated for load balancing and to be used in the extraction of three phase reference source current as

$$I_{LpA} = \frac{I_{Lpa} + I_{Lpb} + I_{Lpc}}{3}$$

$$I_{LqA} = \frac{I_{Lqa} + I_{Lqb} + I_{Lqc}}{3}$$

#### D. Estimation of Amplitude of Active Power Component of Reference Source Currents



To estimate another component of the reference active power component of source currents, the reference dc bus voltage is compared with sensed dc bus voltage of DSTATCOM. The dc bus voltage is regulated through PI (proportional-integral) controller which is required to maintain dc bus voltage. It is represented as  $I_{cd}$ . The amplitude of active power component of the reference source current  $I_{spt}$  is estimated as the addition of required active power component of current for the self supporting dc bus of the DSTATCOM and average magnitude of active power components of load currents as

$$I_{spt} = I_{cd} + I_{LqA}$$

**E. Estimation of Amplitude of Reactive Power Component of Reference Source Currents**

The amplitude of another component of reactive power component of the reference source current is calculated using a voltage PI controller over the amplitude of the PCC voltage  $V_t$  and its reference value  $V_t^*$ . The voltage error  $V_{ter}$  of ac voltage at the sampling instant is given as

$$V_{ter}(r) = V_t^*(r) - V_t(r)$$

The output of the PCC voltage PI controller  $I_{cq}$  for regulating PCC voltage to the reference or rated value at the sampling instant is given as

$$I_{cq}(r) = I_{cq}(r - 1) + k_{pt}\{V_{ter}(r) - V_{ter}(r-1)\} + k_{it}V_{ter}(r)$$

**Fig. 2. Generation of reference source currents using the SRF-EPLL based control algorithm**

where  $I_{cq}(r)$  is a part of the reactive power component of source current and it is named  $I_{cq}$ ,  $k_{pt}$  and  $k_{it}$  are the proportional and integral gain constants of the PCC voltage PI controller.

The amplitude of reactive power component of the reference source current  $I_{spt}$  is estimated as the difference of output of the voltage PI controller  $I_{cd}$  and the average of reactive power component of load currents  $I_{LqA}$  as

$$I_{spt} = I_{cd} - I_{LqA}$$

**F. Estimation of Reference Source Currents and Generation of Gating Pulses**

Three phase reference source currents are estimated using amplitude of active power components of currents, reactive power components of currents, in phase unit voltage templates, and quadrature unit voltage templates. Three phase reference source active and reactive power components of currents are estimated as


$$i_{sap} = I_{spt}u_{sap}, i_{sbp} = I_{spt}u_{sbp}, i_{scp} = I_{spt}u_{scp}$$

$$i_{saq} = I_{sqt} u_{saq}, i_{sbq} = I_{sqt} u_{sbq}, i_{scq} = I_{sqt} u_{scq}$$

Total reference source currents are estimated after the addition of reference active and reactive power components of source currents as

$$i_{sa}^* = i_{sap} + i_{saq}, i_{sb}^* = i_{sbp} + i_{sbq},$$

$$i_{sc}^* = i_{scp} + i_{scq}$$



These estimated three phase reference source currents ( $i_{sa}^*, i_{sb}^*, i_{sc}^*$ ) are compared with sensed source currents ( $i_{sa}, i_{sb}, i_{sc}$ ) to estimate the current errors. Using PI controllers, these current errors are amplified and outputs of PI current controllers are compared with carrier signals to generate PWM pulses for switching devices insulated-gate bipolar transistors (IGBTs) (S1 to S6) of VSC.

#### IV. RESULTS AND DISCUSSION

The Fig.1 shows the basic test system used to carry out the various D-STATCOM simulations presented in this section. It mainly consists of basic distribution system of three phase 4 wire with supply of 110 Volt line to line voltage, and a load with linear, nonlinear loads. Across this a ripple filter and DSTATCOM with interfacing inductances are connected. And the DSTATCOM is controlled by a control algorithm which is used generate the gating signals to the DSTATCOM. This is shown in Fig.2.

The total system is connected by using MATLAB\Simulink. Then the results or observed through scopes. Here we are going to discuss the performance of the proposed algorithm and performance of the linear and non-linear algorithms using DSTATCOM technique.

#### Performance of the Proposed Control Algorithm

Fig.3 shows simulation diagram of the proposed control algorithm of DSTATCOM with ANN


controller. The main input s to the controller is load

**Fig.3. Simulation diagram of controlling circuit to the DSTATCOM with ANN controller**


Currents ( $i_{La}, i_{Lb}, i_{Lc}$ ), DC bus voltage ( $v_{dc}$ ), and source voltages ( $v_{sa}, v_{sb}, v_{sc}$ ) and load voltages. By using these inputs the controller circuit gives the reference source currents which are used to produce controlled gating pulses to the DSTATCOM. The results of the test system are analyzed as follows:

#### ❖ Performance of the test system without DSTATCOM:

The test system without DSTATCOM having harmonics in the source current due to nonlinear loads which is shown in below Fig.4 (a)&(b)



**Fig.4 (a) Source current of the test system without DSTATCOM**




**Fig.4 (b) FFT analysis of source current of test system without DSTATCOM**


From the Fig.4 (b) it observes that the %THD of the source current is 28.04% which is very high. So that this requires the compensating devices, to eliminate harmonics and increase the terminal voltage.

❖ **Performance of the test system with controlling circuit with PI controller and DSTATCOM:**


This can eliminate the harmonics in the test system, reduces the %THD to 5.63%, and also reduces load current and increases terminal voltage. Which is shown in below Fig.5 (a)-(d)




**Fig.5 (a) Load voltage and load current of test system with PI controller and DSTATCOM**



**Fig.5 (b) Load voltage and source current of test system with PI controller and DSTATCOM**




**Fig.5 (c) FFT analysis of source current of test system with PI controller and DSTATCOM**



**Fig.5 (d) Terminal voltage of test system with PI controller and DSTATCOM**


❖ **Performance of the test system with controlling circuit with ANN controller and DSTATCOM:**

The performance of the test system with control circuit is so much better than before cases (A&B), the draw backs in the above cases are rectified with this control arrangement the Fig.6 (a)-(d), shows the results of test system with ANN & DSTATCOM.




**Fig.6 (a) Load voltage and load current of test system with ANN controller and DSTATCOM**


From the Fig.6 (a)-(d) this can observe that the %THD of source current is reduced to 2.68% and also reduced load current, and increase in terminal voltage.



**Fig.6 (b) Load voltage and source current of test system with ANN controller and DSTATCOM**



**Fig.6 (c) FFT analysis of source current of test system with ANN controller and DSTATCOM**



**Fig.6 (d) Terminal voltage of test system with ANN controller and DSTATCOM**

The total performance of the test is explained by following Table.1.

**Table.1 Comparison results of test system**

CONTENTS	WITH OUT CONTROLLER	WITH PI-CONTROLLER	WITH ANN-CONTROLLER
%THD of Source current	28.04	5.63	2.68
LOAD CURRENT(Amps)	8.2	6.2	4.2
TERMINAL VOLTAGE(Volts)	83.8	95.3	96.3

From the above Table.1 this observe that the variation of results for three different cases. And also improvement in the results as compared with previous cases.

## V. CONCLUSION

A new control algorithm of DSTATCOM has been implemented for compensation of three phase linear and nonlinear loads. The performance of DSTATCOM and its control algorithm has been

demonstrated for reactive power compensation, harmonics elimination, and increase in voltage regulation at PCC, under nonlinear and mixed loads. Test results have shown that the proposed control algorithm has a fast response for the extraction of fundamental components of load currents under noisy and distorted supply voltages. In all operating conditions, the THD of source current has been observed within an IEEE 519–1992 standard limit of 6%. The performance of DSTATCOM and its control has been found satisfactory under varying load conditions. The dc bus voltage of the DSTATCOM has also been regulated without any overshoot to the desired value under varying load conditions.

In this project “Power quality improvement in distribution system by using DSTATCOM with predictive ANN” an advanced ANN controller is used instead of PI controller. Because of this advanced control we got best results compared to other controllers.

## REFERENCES

- (1) Bhim Singh, Fellow, IEEE, and Sabha Raj Arya, Member, IEEE Implementation of Single-Phase “Enhanced Phase-Locked Loop-Based Control Algorithm for Three-Phase DSTATCOM” IEEE transactions on power delivery, VOL. 28, NO. 3, JULY 2013.
- (2) F. Barrero, S. Martínez, F. Yeves, and P. M. Martinez, “Active power filters for line conditioning: A critical evaluation,”IEEE Trans. Power Del., vol. 15, no. 1, pp. 319–325, Jan. 2000.
- (3) Terciyanli, T. Avci, I. Yilmaz, C. Ermis, K. Kose, A. Acik, A. Kalaycioglu, Y. Akkaya, I. Cadirci, and M. Ermis, “A current source converter based active powerfilter for mitigation of harmonics at the interface of distribution and transmission systems,”IEEE Trans. Ind. Appl., vol. 48, no. 4, pp. 1374–1386, Jul./Aug. 2012.
- (4) L. Sainz and J. Balcells, “Harmonic interaction influence due to current source shuntfilters in networks supplying nonlinear loads,”IEEE Trans. Power Del., vol. 27, no. 3, pp. 1385–1393, Jul. 2012.
- (5) J. W. Dixon, J. J. Garcia, and L. Moran, “Control system for threephase active powerfilter which simultaneously compensates power factor and unbalanced loads,”IEEE Trans. Ind. Electron., vol. 42, no.6, pp. 636–641, Dec. 1995.

- (6) B. Singh and J. Solanki, "A comparison of control algorithms for DSTATCOM," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2738–2745, Jul. 2009.
- (7) G. Chyun, G. C. Hsieh, and J. C. Hung, "Phase-locked loop techniques-A survey," *IEEE Trans. Ind. Electron.*, vol. 43, no. 6, pp. 609–615, Dec. 1996.
- (8) F. Barrero, S. Martínez, F. Yeves, and P. M. Martínez, "Active power filters for line conditioning: A critical evaluation," *IEEE Trans. Power Del.*, vol. 15, no. 1, pp. 319–325, Jan. 2000.
- (9) A. M. Massoud, S. J. Finney, and B. W. Williams, "Review of harmonic current extraction techniques for an active powerfilter," in *Proc. 11<sup>th</sup> Int. Conf. Harmonics Quality Power*, 2004, pp. 154–159.
- (10) A. Terciyani, T. Avci, I. Yilmaz, C. Ermis, K. Kose, A. Acik, A. Kalaycioglu, Y. Akkaya, I. Cadirci, and M. Ermis, "A current source converter based active powerfilter for mitigation of harmonics at the interface of distribution and transmission systems," *IEEE Trans. Ind. Appl.*, vol. 48, no. 4, pp. 1374–1386, Jul./Aug. 2012.
- (11) L. Sainz and J. Balcells, "Harmonic interaction influence due to current source shuntfilters in networks supplying nonlinear loads," *IEEE Trans. Power Del.*, vol. 27, no. 3, pp. 1385–1393, Jul. 2012.
- (12) J. W. Dixon, J. J. Garcia, and L. Moran, "Control system for three-phase active powerfilter which simultaneously compensates power factor and unbalanced loads," *IEEE Trans. Ind. Electron.*, vol. 42, no. 6, pp. 636–641, Dec. 1995.
- (13) B. Singh and J. Solanki, "A comparison of control algorithms for DSTATCOM," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2738–2745, Jul. 2009.
- (14) G. Chyun, G. C. Hsieh, and J. C. Hung, "Phase-locked loop techniques-A survey," *IEEE Trans. Ind. Electron.*, vol. 43, no. 6, pp. 609–615, Dec. 1996.
- (15) F. Gonzalez-Espín, E. Figueres, and G. Garcera, "Garcera, An adaptive synchronous reference frame phase-locked loop for power quality improvement in a polluted utility grid," *IEEE Trans. Ind. Electron.*, vol. 59, no. 6, pp. 2718–2731, Jun. 2012.
- (16) B. Singh and S. Sharma, "Design and implementation of four-leg voltage source converter based vfc for autonomous wind energy conversion system," *IEEE Trans. Ind. Electron.*, vol. 59, no. 12, pp. 4694–4703, Dec. 2012.
- (17) F. Liccardo, P. Marino, and G. Raimondo, "Robust and fast three-phase PLL tracking system," *IEEE Trans. Ind. Electron.*, vol. 58, no. 1, pp. 221–231, Jan. 2011.
- (18) H. Awad, J. Svensson, and M. J. Bollen, "Tuning software phase-locked loop for series-connected converters," *IEEE Trans. Power Del.*, vol. 20, no. 1, pp. 300–308, Jan. 2005.
- (19) C. H. da Silva, R. R. Pereira, L. E. B. da Silva, G. Lambert-Torres, B. K. Bose, and S. U. Ahn, "A digital PLL scheme for three-phase system using modified synchronous reference frame," *IEEE Trans. Ind. Electron.*, vol. 57, no. 11, pp. 3814–3821, Nov. 2010.
- (20) Q. Zhang, X.-D. Sun, Y. R. Zhong, M. Matsui, and B.-Y. Ren, "Analysis and design of a digital phase-locked loop for single-phase grid connected power conversion systems," *IEEE Trans. Ind. Electron.*, vol. 58, no. 8, pp. 3581–3592, Aug. 2011.
- (21) X. Guo, W. Wu, and Z. Chen, "Multiple-complex coefficient-filterbased phase-locked loop and synchronization technique for three-phase grid-interfaced converters in distributed utility networks," *IEEE Trans. Ind. Electron.*, vol. 58, no. 4, pp. 1194–1204, Apr. 2011.
- (22) P. Karuppanan and K. K. Mahapatra, "PLL with fuzzy logic controller based shunt active powerfilter for harmonic and reactive power compensation," in *Proc. India Int. Conf. Power Electron.*, 2011, pp. 1–6.
- (23) V. Kaura and V. Blasko, "Operation of a phase-locked loop system under distorted utility conditions," *IEEE Trans. Ind. Appl.*, vol. 33, no. 1, pp. 58–63, Jan./Feb. 1997.
- (24) M. K. Ghartemani, B. T. Ooi, and A. Bakhshai, "Application of enhanced phase-locked loop system to the computation of synchrophasors," *IEEE Trans. Power Del.*, vol. 26, no. 1, pp. 22–32, Jan. 2011.
- (25) M. K. Ghartemani, H. Mokhtari, M. R. Iravani, and M. Sedighy, "A signal processing system for extraction of harmonics and reactive current of single-phase systems," *IEEE Trans. Power Del.*, vol. 19, no. 3, pp. 979–986, Jul. 2004.

(26) M. Karimi-Ghartemani and M. R. Iravani, “A method for synchronization of power electronic converters in polluted and variable-frequency environments,” IEEE Trans. Power Syst., vol.19,no.3,pp. 1263–1270, Aug. 2004.

(27) M. K. Ghartemani and A. K. Ziarani, “Performance characterization of a non-linear system as both an adaptive notchfilter and a phase-locked loop,”Int. J. Adapt. Control Signal Process., vol. 18, pp. 23–53, 2004.