

Area and Delay efficient Multiplier using Vedic Mathematics

Neethu Johny

Dept. of Electronics and Communication Engineering, New Horizon College of Engineering, Bangalore, Karnataka, India

Abstract

This paper proposes the design of an efficient 8×8 binary arithmetic multiplier by using Vedic Mathematics. A new methodology of Vedic Mathematics called as Urdhva-Tiryagbhyam sutra is used for generating the partial products. The partial product addition in Vedic multiplier is realized using carry-select adder. From various addition techniques, carry select adder is being implemented for the addition of partial products because of the minimum delay obtained. A 4×4 Vedic Multiplier is designed using 9 –full adder and a special 4-bit adder which is having reduced delay. Then 8-bit multiplier is designed using four 4-bit multiplier and 3- carry select adders. The 8×8 Vedic Multiplier is coded in Verilog, synthesized and simulated using Xilinx ISE14.7 Software. Finally the objective of this paper is to optimize the multiplier circuit by using carry select adder instead of ripple carry adders. This reduces the delay to a great extent with minimal increase in hardware.

Keywords: Vedic Mathematics, Urdhva-Tiryagbhyam algorithm, special adder, ripple carry adder, carry select adder.

1. Introduction

Multipliers are key components of any high speed processors such as microprocessors, DSP processors, various FIR filters, etc. The performance of a system is generally determined by the performance of the multiplier because normally the multiplier is the slowest element in the system. Since multiplication dominates the execution time of most DSP applications, there is need of high speed multiplier. Hence increasing the speed and optimizing area of the multiplier is a major design issue. Currently the speed of the multipliers is limited by the speed of the adders used for partial product addition. Thus this paper introduces a new method of multiplier design using carry select adder instead of other addition techniques.

1.1 Vedic mathematics

The word 'Vedic' is derived from the word 'Veda' which means the store-house of knowledge. It is a gift given by the ancient sages of India to the world. This refers to a technique of calculations based on a set of 16 sutras as algorithms. In which every individual can develop their

own methods to do the calculations when compared with the modern mathematics.

1.2 Urdhva-tiryakbyham sutra

Urdhva-Tiryakbhyam Sutra is a multiplication algorithm which is applicable to all cases of multiplication. It literally means “Vertically and crosswise” where the partial products are generated simultaneously which itself reduces delay and makes this method fast.




Figure 1: Line diagram of the multiplication

Consider two 4-bit binary numbers $a_3a_2a_1a_0$ and $b_3b_2b_1b_0$. The partial products ($P_7P_6P_5P_4P_3P_2P_1P_0$) generated are given by the following equations:

- i. $P_0 = a_0b_0$
- ii. $P_1 = a_0b_1 + a_1b_0$
- iii. $P_2 = a_0b_2 + a_1b_1 + a_2b_0 + P_1$
- iv. $P_3 = a_0b_3 + a_1b_2 + a_2b_1 + a_3b_0 + P_2$
- v. $P_4 = a_1b_3 + a_2b_2 + a_3b_1 + P_3$
- vi. $P_5 = a_1b_2 + a_2b_1 + P_4$
- vii. $P_6 = a_3b_3 + P_5$
- viii. $P_7 = \text{carry of } P_6$

2. Existing Design

(i) **4-Bit Multipliers** The 4×4 Vedic multiplier is designed and is implemented using Verilog code. To reduce the delay of 4×4 multiplier, it is designed using a set of nine full adders and a 4-bit special adder.




Figure 2: 4-bit Vedic multiplier

Special Adder in the 4*4 multiplier




Figure 3: Structure of 4-Bit special adder.

The figure-3 shows the structure of the special adder used in the 4 bit vedic multiplier. Let A,B,C,D be the four inputs. C₀ and C₁ are LSB and MSB of carry outputs respectively and Sum is the sum of four inputs.

The Boolean expressions for the sum and carry are given below.

$$\begin{aligned}
 Sum &= A \text{ XOR } B \text{ XOR } C \text{ XOR } D \\
 C_0 &= ((\text{NOT } B) \text{ AND } D) \text{ OR } (C \text{ AND } (\text{NOT } D)) \text{ OR } (B \text{ AND } (\text{NOT } C)) \\
 C_1 &= A \text{ AND } B \text{ AND } C \text{ AND } D
 \end{aligned}$$

3. Proposed Design: 8-Bit Multiplier

The 8×8 Vedic multiplier in binary is designed and implemented using Verilog code. For reducing the delay of the multiplier, it is implemented using four Vedic 4*4 blocks and three carry select adders.




Figure.4 Architecture of 8×8 Vedic Multiplier

$$\begin{aligned}
 P &= Ax B = (AH-AL)x(BH-BL) \\
 &= AHxBH + (AHxBL + ALxBH) + ALxBL
 \end{aligned}$$

Adder in the 8*8 multiplier: **Carry Select Adder**




Figure.5 Structure of 8 bit Carry Select Adder

In the Carry select adder, the first four bits are added using normal ripple carry adder. The Carry select block is not used in the beginning of the computation for the first four

a high speed complex number Multiplier with reduced delay.

References

- [1] Swami Bharati Krishna Tirthaji Maharaja, “Vedic Mathematics”, MotilalBanarsidass Publishers, 1965.
- [2] Siba Kumar Panda, Ritisnigdha Das, S K Saifyr Raheman, Tapasa Ranjan Sahoo, “VLSI Implementation of Vedic Multiplier Using Urdhva–Tiryakbhyam Sutra in VHDL Environment: A Novelty”, IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), Volume 5, Issue 1, Ver. III (Jan - Feb. 2015), PP 17-24.
- [3] Anju and V.K. Agrawal, “FPGA Implementation of Low Power and High Speed Vedic Multiplier using Vedic Mathematics”, IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 2, Issue 5 Jun. 2013, ISSN: 2319 – 4200, pp. 51-57.
- [4] Poornima M, Shivaraj Kumar Patil, Shivukumar, ShridharKP, Sanjay H, “Implementation of Multiplier Using Vedic Algorithm”, JITEE, ISSN:-2278-3075, Volume-2, Issue-6, May-2013.
- [5] S. S. Kerur, Prakash Narchi, Jayashree C N, Harish M Kittur, Girish V A, “Implementation of Vedic Multiplier for Digital Signal Processing,” International Journal of Computer Applications (IJCA)[2011].