

# Design and Implementation of AMBA AXI 4.0 Master for High-Speed Performance SoC

SYEDA NASIHA<sup>1</sup>, VEERESH PUJARI<sup>2</sup> and Dr. Baswaraj Gadgay<sup>3</sup>

<sup>1</sup> Dept. of VLSI Design & Embedded Systems, PG Student, VTU PG Centre, Kalaburagi-585104, INDIA,

<sup>2</sup> Dept. of VLSI Design & Embedded Systems, Assistant Professor, VTU PG Centre, Kalaburagi-585105, INDIA,

<sup>3</sup> Dept. of VLSI Design & Embedded Systems, Research Guide and Professor, VTU PG Centre, Kalaburagi-585105, INDIA,

## Abstract

Advanced microcontroller bus architecture (AMBA) protocol family provides solution to replace complex bridges with specific protocols for components interconnect on SoC designs. It enables comprehensive testing of interface IPs in simpler manner and removing cost and time effort to companies. The proposed AMBA AXI 4.0 provides burst lengths up to 32 beats, with updated write response requirements, removed locked transactions and includes information on the interoperability of components. This protocol supports 16 masters and 16 slaves interfacing. And this paper presents work on design and implementation of AMBA AXI4 Master Model for high performance SoCs using Verilog HDL coding and simulation results are shown using Xilinx tool.

**Keywords:** VLSI-Very Large Scale Integration, ADVANCED MICROCONTROLLER BUS ARCHITECTURE (AMBA), ADVANCED EXTENSIBLE BUS (AXI), MASTER INTERFACE.

## 1. INTRODUCTION

The AMBA Advanced Extensible Interface bus, generally called AXI protocol and it is proposed mainly to overcome the limitations over the AHB, for high-frequency memory or peripheral transactions requirement in an SOC. This specification provides faster and flexible interconnect network between the master and slave devices in SOC. AXI has multiple of features than AHB. Some of the key features of the AXI protocol are separate address/control and data phases, support for unaligned data transfers using byte strobes, burst-based transactions with only start address issued, separate read and write data channels to enable low-cost Direct Memory Access.

And this protocol permits address information to be issued ahead of the actual data transfer, as well as supports multiple outstanding transactions and out-of-

order completion of transactions. ARM has released with different versions of AMBA AXI protocol as per requirement. Currently AXI 4.0 protocol is using for high performance system on chip designs with multiple features and applications like Smart Phones, Tablets and high speed computers SOC.

## 2. LITERATURE SURVEY

Shrinking process technologies and increasing design sizes have led to highly complex billion-transistor integrated circuits (ICs). As a consequence, manufacturers are integrating increasing numbers of components on a chip. A heterogeneous system-on-a-chip (SoC) might include one or more programmable components such as general purpose processors cores, digital signal processor cores, or application specific intellectual property (IP) cores, as well as an analog front end, on-chip memory, I/O devices, and other application specific circuits.

In any system on chip (SoC) a reliable and optimized communication protocol is inevitable. In SoC communication high performance, low power consumption and testability are essential. AMBA, is a bus standard devised by ARM with aim to support efficient on-chip communications among ARM processor cores. Nowadays, AMBA is one of the leading on-chip busing systems used in high performance SoC design. AMBA is hierarchically organized into two bus segments, system- and peripheral-bus, mutually connected via bridge that buffers data operations between them. Standard bus protocols for connecting on-chip components generalized for different SoC structures, independent of the processor type, are defined by AMBA specifications. AMBA 4.0 specifications include Advanced eXtensible Interface (AXI) 4.0. AMBA

bus protocol has become the de facto standard SoC bus. That means more and more existing IPs must be able to communicate with AMBA4.0 bus. AMBA bus architecture is an SoC communication protocol that aims at high performance and low power consumption by partitioning based on the bandwidth with which the devices operate, within the system.

The first AMBA buses were Advanced System Bus (ASB) and Advanced Peripheral Bus (APB). In its second version, AMBA 2, ARM added AMBA High-performance Bus (AHB) that is a single clock-edge protocol. In 2003, ARM introduced the third generation, AMBA 3, including AXI to reach even higher performance interconnects and the Advanced Trace Bus (ATB) as part of the Core Sight on-chip debug and trace solution. In 2010 the AMBA 4 specifications were introduced starting with AMBA 4 AXI4, then in 2011 extending system wide coherency with AMBA 4 ACE with a re-designed high-speed transport layer and features designed to reduce congestion [5-7].

- Write Channel: Write address, data and Write Response signals.  
The data transactions happen in either of the two ways:
- A write data channel to transfer data from the master to the slave. In a write transaction, the slave uses the write response channel to signal the completion of the transfer to the master.
- A read data channel to transfer data from the slave to the master.




Fig. 2 Channel Architecture of Reads.




Fig. 3 Channel Architecture of Writes.




Fig. 1 Different versions of AMBA

### 3. EXISTING AXI PROTOCOL ARCHITECTURE

The AXI 4.0 Architecture has the following channels:

- Read Channel: It includes Read address and control information and data signals




Fig. 4 AXI system interconnection between master and slave.

#### 4. PROPOSED AXI MASTER ARCHITECTURE AND SIGNALS

An AXI 4.0 Master design for memory or peripheral device to achieve communication between processor and with device.

There are five channels and designed with five state machines. State machines for write address, write data and write response, as well for read address and read data. Using following signals.

For above master transactions happens using handshake mechanism and signals called READY/VALID. Flexible design for multiple data or burst transactions between master and slave are proposed.




Fig. 5 Internal architecture of AXI4.

Table 1: Master Write Channel interface signals.

Signal name	Description	Master		
		Direction	Required or optional	Default
ACLK	Global clock	Input	Required	-
ARESETa	Global reset	Input	Required	-
AWID[3:0]	Write address ID	Output	Optional	0x0
AWADDR[31:0]	Write address	Output	Required	-
AWREGION[3:0]	Write region	Output	Optional	0x0
AWLEN[7:0]	Burst length	Output	Optional	0x00 Length 1
AWSIZE[2:0]	Burst size	Output	Optional	Data bus width
AWBURST[1:0]	Burst type	Output	Optional	b01 INCR
AWLOCK	Lock type	Output	Optional	b0 Normal access
AWCACHE[3:0]	Cache type	Output	Optional	b0000
AWPROT[2:0]	Protection type	Output	Required	-
AWQOS[3:0]	QoS value	Output	Optional	b0000
AWVALID	Write address valid	Output	Required	-
AWREADY	Write address ready	Input	Required	-
WDATA[31:0]	Write data	Output	Required	-
WSTRB[3:0]	Write strobes	Output	Optional	b1111
WLAST	Write last	Output	Required	-
WVALID	Write valid	Output	Required	-
WREADY	Write ready	Input	Required	-
BID[3:0]	Response ID	Input	Optional	-
BRESP[1:0]	Write response	Input	Optional	-
BVALID	Write response valid	Input	Required	-
BREADY	Response ready	Output	Required	-

Table 2: Master Read Channel Interface Signals

Signal name	Description	Master		
		Direction	Required or optional signal	Default
ARID[3:0]	Read address ID	Output	Optional	0x0
ARADDR[31:0]	Read address	Output	Required	-
ARREGION[3:0]	Read region	Output	Optional	0x0
ARLEN[7:0]	Burst length	Output	Optional	0x00 Length 1
ARSIZE[2:0]	Burst size	Output	Optional	Data bus width
ARBURST[1:0]	Burst type	Output	Optional	b01 INCR
ARLOCK	Lock type	Output	Optional	b0 Normal access
ARCACHE[3:0]	Cache type	Output	Optional	b0000
ARPROT[2:0]	Protection type	Output	Required	-
ARQOS[3:0]	QoS value	Output	Optional	0x0
ARVALID	Read address valid	Output	Required	-
ARREADY	Read address ready	Input	Required	-
RID[3:0]	Read data ID	Input	Optional	-
RDATA[31:0]	Read data	Input	Required	-
RRESP[1:0]	Read response	Input	Optional	-
RLAST	Read last	Input	Optional	-
RVALID	Read valid	Input	Required	-
RREADY	Read ready	Output	Required	-

#### 5. HARDWARE IMPLEMENTATION

Data is transferred from the AXI\_4 master to seven segment at variable speeds of 25Mb/s, 50Mb/s and 100Mb/s as shown in figures below.



Fig. 6: Data Transfer at 50Mb/s.



- [3] Design of AMBA AXI4 protocol for System-on-Chip communication, International Journal of Communication Network and Security (IJCNS), Vol-1, Issue-3 ISSN: 2231-1882.
- [4] Design and Implementation of AMBA based AXI 4 Slave Interface, IJIRSET, Vol. 4, Issue 6, June 2015.
- [5] "AMBA AXI 4 and ACE Protocol Specification" 28 October 2011 D Non-Confidential First release of AMBA AXI 4 and ACE Protocol Specification.
- [6] Xu Yang ; Harbin Inst. of Technol., Harbin ; Zhang Qing-li ; Fu Fang-fa ; Yu Ming-yan, "NISAR: An AXI compliant on-chip NI architecture offering transaction reordering processing" ASIC, 2007. ASICON '07. 7th International Conference, 22-25 Oct. 2007.
- [7] Manjula, R.B. ; Manvi, S.S. ; Kaunds, P. "Data transactions on system-on-chip bus using AXI4 protocol" Recent Advancements in Electrical, Electronics and Control Engineering (ICONRAEeCE), 2011 International Conference, 15-17 Dec. 2011.
- [8] "Verilog-A Language Reference Manual Analog Extensions to Verilog HDL", Version 1.0, Open Verilog International August 1, 1996
- [9] "Verilog-AMS Language Reference Manual", Release 2.3.1, Accellera Systems Initiative , 06-2009
- [10] "Verilog-AMS Language Reference Manual". Release 2.4, Accellera Systems Initiative, 06-2014.