

Implementation Of Cryptographic Risc Processor (CRISC)

K.Lakshmi divya¹,S.Hanumantha rao²

^{1,2}Shri Vishnu Engineering College For Women, Vishnupur, Bhimavaram, A.P, India.

Abstract - Secured data transmission is the most desiring aspect of information transfer. Cryptography helps providing this by encrypting and decrypting the data through various cryptographic algorithms. This paper implements a Cryptographic RISC Processor (CRISC) which can improve the speed performance of cryptographic algorithms, whose performance is verified using a SPARTAN 3E starter board. The results analyzed in ISim and XILINX ISE proves the improved performance of the processor with that of the proposed model.

Index terms - Cryptography, AES algorithm, RISC processor, CSIS

I.LITERATURE SURVEY

The design of a processor that support both the crypto and RISC instructions has to be designed with few basic concepts.

D. A. Patterson and J. L. Hennessy [2] explained an entire MIPS instruction set—instruction by instruction—the fundamentals of assembly language, computer arithmetic, pipelining, memory hierarchies, and I/O, and introduces the essentials of network and multiprocessor architectures.

A. Kalambur and M. J. Irwin [3] demonstrate the feasibility of a register-memory addressing mode in microprocessors targeted for low power applications. Using a high level power profiling tool that performs software energy evaluation, the major sources of power dissipation in a typical RISC processor are identified. It is shown that the addition of a register-memory addressing mode can target these "hot-spots" and provide power savings. Two different implementation options are considered and the power-performance trade-offs are evaluated.

S. Balakrishnan and G.S. Sohi [4] explained the use of value locality to optimize the operation of physical register files. It presents empirical data showing that: (i) the value produced by an instruction is often the same as the value produced by another recently executed instruction, resulting in multiple physical registers containing the same value, and (ii) the values 0 and 1 account for a considerable fraction of the values written to and read from physical registers.

Federal Information Processing Standards Publications [5] (FIPS PUBS) issued "The Advanced Encryption Standard (AES)" which specifies a FIPS-approved cryptographic algorithm that can be used to protect electronic data. The AES algorithm is capable of

using cryptographic keys of 128, 192, and 256 bits to encrypt and decrypt data in blocks of 128 bits. It explains about notations and conventions, mathematical preliminaries and Algorithm specifications.

Yamin Li, Wanming Chu [6] describes a pipelined processor design and implementation for the exercise of Computer Architecture/Organization Education at the University of Aizu. The pipeline has four stages and deals with data dependency and control dependency. The Aizup was designed at Cadence environment and implemented on Xilinx XC4006PC84 FPGA chip.

Michael J. Schulte and E. George Walters III [7] explained about Barrel shifters are often utilized by embedded digital signal processors and general-purpose processors to manipulate data. This examines design alternatives for barrel shifters that perform the following functions: shift right logical, shift right arithmetic, rotate right, shift left logical, shift left arithmetic, and rotate left. Four different barrel shifter designs are presented and compared in terms of area and delay for a variety of operand sizes.

Jun-Hong Chen, Ming-Der Shieh [8] explain rapid increases in communication and network applications, cryptography has become a crucial issue to ensure the security of transmitted data. In this paper, we propose a microcode-based architecture with a novel reconfigurable data path which can perform either prime field $GF(p)$ operations or binary extension field $GF(2^m)$ operations for arbitrary prime numbers, irreducible polynomials, and precision.

D. Mandalidis, P. Kenterlis, J. Ellinas [9], describes the implementation of a System-On-a-Programmable-Chip (SOPC) development board to support computer architecture laboratories at a low cost. A commercial field-programmable gate-array (FPGA) was employed to develop our RISC soft processor core that may be programmed through a user-friendly environment consisting of an assembler and a remote operation interface.

I.INTRODUCTION

Cryptography plays a significantly important role in the security of data transmission. The cryptographic algorithms are classified into public key and private key Cryptography. Implementation of these cryptographic algorithms on a general purpose processor is complex and also it has the drawback of lower throughput and higher power consumption. RISC systems assume that the required operands are in the processors internal registers not in the main memory. A CISC design does not impose

such restrictions. RISC designs use hardware to directly execute instructions.

General purpose processors are mostly used to speed up data manipulation and information processing in systems. Nevertheless, these processors are not performance efficient when they are utilized for data encryption and decryption. The main goal of this paper is to present an especial purpose instruction set called CSIS (Crypto Specific Instruction Set) that can be utilized for cryptographic algorithms[1]. This instruction set is structured based on some bit and byte oriented operations. By this novel processor, the time order of the standard cryptographic algorithms has been reduced compared to those run on general purpose processors.

In the present work the design of a 32-bit data width RISC processor is presented based on cryptographic algorithms. It was designed with simplicity and efficiency in mind. It has a complete instruction set, Harvard architecture memory, general purpose registers and Arithmetical Logic Unit (ALU). Here the ALU design performs the cryptographic operations like operations in AES algorithms. To design the RISC architecture Verilog HDL is used.

II.AES ALGORITHM

Standard AES is a symmetric block cipher that can process data blocks of 128 bits, using cipher keys with lengths of 128, 192, and 256 bit. The key length is represented by $Nk = 4, 6, \text{ or } 8$, which reflects the number of 32-bit words (number of columns) in the Cipher Key. For the AES algorithm, the number of rounds to be performed during the execution of the algorithm is dependent on the key size.

The Cipher is described in the pseudo code. The individual transformations – Sub Bytes, Shift Rows and AddRoundKey.

Galois field multiplication:

Finite fields are used in a variety of applications, including in classical coding theory in linear block codes such as BCH codes and Reed-Solomon error correction and in cryptography algorithms such as the Rijndael encryption algorithm.

The finite field with p^n elements is denoted $GF(p^n)$ and is also called the Galois Field, in honor of the founder of finite field theory, Évariste Galois. $GF(p)$, where p is a prime number, is simply the ring of integers modulo p . For instance, in $GF(5)$, $4+3=7$ is reduced to 2 modulo 5. Division is multiplication by the inverse modulo p , which may be computed using the extended Euclidean algorithm.

Addition and subtraction are performed by adding or subtracting two of these polynomials together, and reducing the result modulo the characteristic.

In a finite field with characteristic 2, addition modulo 2, subtraction modulo 2, and XOR are identical. Thus,

Polynomial: $(x^6 + x^4 + x + 1) + (x^7 + x^6 + x^3 + x) = x^7 + x^4 + x^3 + 1$

Binary: $\{01010011\} + \{11001010\} = \{10011001\}$

Hexadecimal: $\{53\} + \{CA\} = \{99\}$

Sub Bytes Transformation:

The Sub Bytes transformation is a non-linear byte substitution that operates independently on each byte of the State using a substitution table (S-box). This S-box (Fig.2.1), which is invertible, is constructed by composing two transformations:

1. Take the multiplicative inverse in the finite field $GF(28)$; the element $\{00\}$ is mapped to itself.
2. Apply the following affine transformation (over $GF(2)$):




Figure 2.1 Sub Bytes applies the S-box to each byte of the State.

The S-box used in the Sub Bytes transformation is presented in hexadecimal form in Fig. 2.2. For example, if $s_{1,1} \{53\}$, then the substitution value would be determined by the intersection of the row with index ‘5’ and the column with index ‘3’ in Fig. 2.2. This would result in $s'_{1,1}$ having a value of $\{ed\}$.

		y															
		0	1	2	3	4	5	6	7	8	9	a	b	c	d	e	f
x	0	52	09	6a	d5	30	36	a5	38	bf	40	a3	9e	81	f3	d7	fb
	1	7c	e3	39	82	9b	2f	ff	87	34	8e	43	44	c4	de	e9	cb
	2	54	7b	94	32	a6	c2	23	3d	ee	4c	95	0b	42	fa	c3	4e
	3	08	2e	a1	66	28	d9	24	b2	76	5b	a2	49	6d	8b	d1	25
	4	72	f8	f6	64	86	68	98	16	d4	a4	5c	cc	5d	65	b6	92
	5	6c	70	48	50	fd	ed	b9	da	5e	15	46	57	a7	8d	9d	84
	6	90	d8	ab	00	8c	bc	d3	0a	f7	e4	58	05	b8	b3	45	06
	7	d0	2c	1e	8f	ca	3f	0f	02	c1	af	bd	03	01	13	8a	6b
	8	3a	91	11	41	4f	67	dc	ea	97	f2	cf	ce	f0	b4	e6	73
	9	96	ac	74	22	e7	ad	35	85	e2	f9	37	e8	1c	75	df	6e
	a	47	f1	1a	71	1d	29	c5	89	6f	b7	62	0e	aa	18	be	1b
	b	fc	56	3e	4b	c6	d2	79	20	9a	db	c0	fe	78	cd	5a	f4
	c	1f	dd	a8	33	88	07	c7	31	b1	12	10	59	27	80	ec	5f
	d	60	51	7f	a9	19	b5	4a	0d	2d	e5	7a	9f	93	c9	9c	ef
	e	a0	e0	3b	4d	ae	2a	f5	b0	c8	eb	bb	3c	83	53	99	61
	f	17	2b	04	7e	ba	77	d6	26	e1	69	14	63	55	21	0c	7d

Figure 2.2 S-box substitution values for the byte xy (in hexadecimal format).

Shift Rows Transformation:

In the Shift Rows transformation, the bytes in the last three rows of the State are cyclically shifted over different numbers of bytes (offsets). The first row, $r = 0$, is not shifted. Specifically, the Shift Rows transformation proceeds as follows:

$S'_{r,c} = S_{r,(c+\text{shift}(r,Nb))\text{mod}Nb}$ for $0 < r < 4$ and $0 \leq c < Nb$

$\text{shift}(1,4) = 1; \text{shift}(2,4) = 2; \text{shift}(3,4) = 3.$




Figure 2.3 Shift Rows cyclically shifts the last three rows in the State.

Add Round Key Transformation

In the AddRoundKey transformation, a Round Key is added to the State by a simple bitwise XOR operation. Each Round Key consists of Nb words from the key schedule. Those Nb words are each added into the columns of the State, such that

$$[S'_{0,c}, S'_{1,c}, S'_{2,c}, S'_{3,c}] = [S_{0,c}, S_{1,c}, S_{2,c}, S_{3,c}] \oplus [w_{round * Nb + c}]$$

for $0 \leq c < Nb$,




Figure 2.4 AddRoundKey XORs each column of the State with a word from the key schedule.

In the Cipher, the initial Round Key addition occurs when $round = 0$, prior to the first application of the round function. The application of the AddRoundKey transformation to the Nr rounds of the Cipher occurs when $1 \leq round \leq Nr$. The action of this transformation is illustrated in Fig. 2.4, where $l = round * Nb$.

III. THE PROCESSOR ARCHITECTURE

The processor is having the following blocks.

- Fetch
- Decoder
- ALU
- Register file
- Write back

- Instruction memory
- Data memory

The processor takes the instructions from the INSTRUCTION MEMORY by taking address as program counter from FETCH unit. In fetch, program counter is incremented by 1 value for every clock pulse.

The fetch unit gives the clock pulse to the program counter and takes the instruction memory. The instruction is given to decode in the pipelining stage. The DECODER takes instruction and decodes it into opcode, source and destination register address and immediate values.

The source and destination registers address are giving to REGISTER UNIT and the respected data values giving to ALU block for operation. OPCODE is used to test the conditions as well as used for operations in ALU. The ALU takes opcode and data values then generates the result value giving to write back stage. If wr_val is one, the data stored in Register file. If the opcode is store the data from write back to data memory and if load the data to write back.

Control block of ALU:

The opcode will decide the which instruction is to be executed, control signal is $GFmul_en$, it execute the GF mul operation, no other operation is executed. Control signal is $luct_en$, it execute the look table (sub bytes) operation, control signal is Sh_en , it execute the barrel shifter (shift rows) operation and control signal is other, it execute the normal RISC operations.

Storage Registers:

The Processor has 64 general-purpose 32-bit registers. All the register specifies in Processor instructions can address of the 64 registers. The main bank of 16 registers is used by all unprivileged code. These are the User mode registers and remaining is unused. The techniques for reducing the size include sharing an entry among several operands with the same value [2] and [3], and dividing the register storage hierarchically [4] and [5].




Figure 3.1 Processor architecture

Classic four stage Pipeline:




Figure 3.2 Pipelined Processor

Barrel shifters:

Barrel shifters, which can shift and rotate multiple bits in a single cycle, have become a common design choice for high speed applications. So, here CIARP reaps the benefits of the method that uses multipliers in its barrel shifter [6] and [7]. CIARP supports six kinds of shift operations (SHL, SHR, ROR, ROL, ROLC, and RORC) and uses Hardware sharing technique to reduce the number of slices and the hardware cost thus improving the performance.

IV. INSTRUCTION SET

The Processor has 3 types of instructions:

R - Type:

R-type instructions refer to register type instructions. This is the format of the R-type instruction, when it is encoded in machine code.

AM	29	24	23	18	17	12	11	6	5	0
0	1	Opcode	Op3	Op2	Op1	Unused				

Figure 4.1 R-Type instruction

For R-type the Addressing mode is "01".

I - Type:

I-type is short for "immediate type". The format of an I-type instruction looks like

AM	29	24	23	18	17	12	11	0
0	0	Opcode	Op3	Op2	Immediate(Op1)			

Figure 4.2 I-Type instruction

For I-type addressing mode is "00".

J - Type :

J-type is short for "jump type". The format of the J-type instruction looks like

AM	29	24	23	18	17	0
1	0	Opcode	Destination	Unused		

Figure 4.3 J-Type instruction

V. SIMULATION RESULTS

The performance of the processor was implemented on hardware using Verilog HDL and Xilinx ISE synthesis tool. The target FPGA used in the implementation was Spartan3a xc3s500efg320-4 device from Xilinx. The timing waveforms of the individual blocks of the processor and the encryption and decryption processes of AES algorithm are shown in figures 5.1 and 5.2.




Figure 5.1: ALU OPERATIONS




Figure 5.2: REGISTER FILE OPERATIONS




Figure 5.3: WRITE BACK OPERATIONS





Figure 5.4: AES Data Encryption




Figure 5.4: Technology schematic

Logic Utilization	Usage	Availability	% Utility
Slices	2346	4656	50%
Flip flops	821	9312	8%
LUT's	4361	9312	46%

Table 1: Implementation of processor on SPARTAN 3E-3s500e.

Figure 5.5: AES Data Decryption




Figure 5.3: RTL schematic

The result of the synthesis showed that the full implementation needs 2346 (50% of 4656) slices and its critical path limited the minimum time period to 5.620ns. The implementation on RISC operations alone did not increase in execution timing with a minimum time period of 12.226ns. The post-synthesis simulation verified the design goals of Processor.

The computational power and hardware resources of Embedded systems are limited. So, it is important to write efficient programs controlling the systems [8]. In order to automate generating executable code for CIARP, we have designed an assembler that converts assembly instructions written in a file into machine language instructions [9].

VI. CONCLUSIONS

32-bit Cryptographic RISC processor which performs mathematical computations used in symmetric key algorithm (AES), has been designed using Verilog HDL. The simulations are performed using standard ISim simulator and implementation is carried out using Xilinx ISE tool.

This processor architecture follows that one instruction executes in one clock cycle. By this increase overall performance of the speed.

VII.APPLICATIONS

- 1.Applications of cryptography include, ATM cards ,computer passwords ,hard drives, networking systems, e-mails and electronic commerce.
2. Electronic Payment Schemes.
3. Prepayment Electricity Meters.
4. Trusted Computing.
5. Military Applications.
6. Specialist Applications.

VIII.FUTURE WORK

The 32 bit processor extend to 64-bit processor by changing the instruction format length and also increasing the number of registers can increase the memory of the processor.

The proposed design can support other cryptographic algorithms. For example, the RSA algorithm uses modular exponentiations which can be implemented through repeated multiplications and squaring. The speed of the proposed processor can be much faster if the instruction set is further optimized and also implement the DES, RSA algorithms using same processor.

IX.REFERENCES

- [1] Nima karimpour darav and Reza ibrahimi athani,"CIARP:Crypto-instruction aware RISC

- processor",in Proc.of the IEEE Symposium on Computers and Informatics,pp.4673-1686,2012.
- [2] D.A.Patterson and J.L. Hennessy, "Computer Organization and Design: The Hardware/Software Interface", 3rd ed., Morgan Kaufmann, 2005.
- [3] A.Kalambur and M. J. Irwin, "An extended addressing mode for low power," In Proc. of the IEEE Symposium on Low Power Electronics,pp. 208-213, August 1997.
- [4] S. Balakrishnan and G.S. Sohi, "Exploiting Value Locality in Physical Register Files," In Proc. of 36th MICRO, pp. 265-276, Dec 2003.
- [5] "Advance Encryption Standard", by Federal Information and Publication Standards (FIPS) 197, November 26, 2001.
- [6] Yamin Li,Wanming Chu ,,"Aizup -A Pipelined Processor Design and Implementation on XILINX FPGA Chip" IEEE Symposium on FPGAs for Custom Computing Machines, pp.98–106April 17 – 19, 1996.
- [7] Michael J. Schulte and E. George Walters III "Design alternatives for barrel shifters" Computer Science and Engineering Department Lehigh University Bethlehem, PA 18015, USA.
- [8] Jun-Hong Chen, Ming-DerShieh, "A High-Performance Unified Field Reconfigurable Cryptographic Processor", IEEE TRANSACTIONS on very large scale integration (VLSI) systems, vol.18, issue 8, PP:1145-1158, 2010.
- [9] D. Mandalidis, P. kenterlis, J. Ellinas, "A Computer Architecture Educational System based on a 32-bit processor" International review on Computers and software, pp.114-119, 2008.