

Implementation and Analysis of Five-Level Buck Converter Open Loop System for High Voltage Application

Manu.N.R¹ and V.Nattarasu²

¹ M.Tech in Industrial Electronics, SJCE,
Mysore-570006, manu.vm10@gmail.com,

² Associate Professor, Dept. of ECE, SJCE,
Mysore-570006, nattarasu@Gmail.Com

Abstract

The buck converter topology with higher voltage in the HVDC distribution system is a major challenge in the power converter implementation. The difficulty in implementation comes in the form of dv/dt loss across the switches, high voltage devices and high frequency operation. In order to get rid of these disadvantages the multilevel buck converter is introduced which because of the more number of switches in series reduces the voltage across each switch. The features of these converters are high gain, self balancing voltage, transformer less operation and reduced losses. The performance of the Five-Level Buck converter is analyzed by varying the designed value of inductor and capacitor by $\pm 20\%$. The analysis of the simulation results are shown satisfactory performance of the converter. Matlab/simulink® has been used for computer simulation of the proposed Five-Level Buck converter under open loop condition.

Keywords: *Buck, Converter, Losses, Ripple*

1. Introduction

A nonisolated multilevel stepdown dc-dc converter suitable for high voltage application. The main features of this topology are: low voltage across the semiconductors; low switching losses and reduced volume of output filter[1].

The challenges and the opportunities associated with adopting the DC distribution scheme in the power systems, the issues like interaction between the power converters that are used to convert ac-dc and dc-ac and other challenging issue like proper grounding and neutral voltage shift are the major issues in the DC converter schemes[2]. Along with the increase in the capacity of offshore wind farms and the distance between the offshore wind farm and the land, the DC collection and the DC transmission grid, with the advantages such as reactive power and harmonics etc, becomes attractive under the growing trends of the offshore wind farm development[3-6].

The four switch full bridge dc to dc converter topology is basically for high input voltages, it gives one half of the input voltage across all the four switches, where in which

the two legs of the converter are connected in series with each other across the input. Due to this the switching losses across switch reduces[7].

The voltage stress on each of the switches in the multilevel converter is one third of the input voltage, and this can be obtained by soft switching method so that the switches are of low resistance and low voltage rating can be used [8-9]. And another common solution to reduce the voltage loss across switches are with series input and parallel output connections, where here the low voltage MOSFET switches are used, and its application is only for the medium voltage [10].

In order to achieve the high power, high voltage and high current semiconductor switches are required. Currently the IGCT with breakdown voltage of (6.9kV) is the most commonly used semiconductor for high voltage application, and also the IGBT with breakdown voltage of (6.5kV) are used. So in practice for high switching frequency operation (>10 kHz) the most attractive switches are IGBT and MOSFET [11-12].

Within these parameters, this paper presents a non isolated five level buck converter for high voltage application. The main features of this five level converter are: low harmonic distortion, low voltage stress across switches, low EMI noise, high efficiency, ability to operate without magnetic components. The detailed design of inductor and capacitor along with their current and voltage ripples, and the analysis of the Five-Level buck converter with $\pm 20\%$ variation in the designed inductor and capacitor values under open loop condition are presented here.

It may be necessary to change the number of capacitors connected in series in accordance with the input voltage of the converter. The voltage across the capacitors must be balanced for the safe operation of the proposed converter. Fig. 1 shows the five level buck converter.

2. Design of the Inductor and Capacitor

The topology of the five level buck converter is taken from the flying capacitor multilevel inverters. Where they build the voltage levels by using the different levels of capacitors, the voltages of the capacitors add in each level resulting in increase in the voltage. But in the proposed converter it is the other way, it will decrease the voltage by the number of levels for each inclusion of the capacitor. Hence the topology acts as the buck converter.




Fig. 1: Five level buck converter

The analysis is performed considering the steady-state operation in continuous-conduction-mode of the five level Buck converter. The voltage over the semiconductors and the capacitors C3 and C4 is $V_i/4$, while the voltage across the capacitors C1 and C2 is $V_i/2$, where V_i is the input voltage.

The five level buck converter is operated in four operating regions. The waveforms for each operating region are shown and explained. The expression of static gain, inductor current ripple and the capacitor voltage ripple are derived.

2.1 Modulation strategy and main wave forms

The modulation strategy adopted here is based on phase-shift PWM, with 90 degree phase shift between subsequent carriers. There are four carrier signals, and each carrier signal is used generate the gating pulse of one switch. And this technique allows the charging and discharging of each capacitor, and this implementation helps for active control of capacitor voltage balancing. The five level converter operated in four operating regions, and it is shown in below Table 1.

Fig. 2 shows the main wave forms (for the four operating regions) of the five level buck converter with switching period T_s .

Table 1: Operating region of five level buck converter

Duty-Cycle	Output voltage Limits	Operating regions
$d < 1/4$	$0 - V_i/4$	R1
$1/4 < d < 1/2$	$V_i/4 - V_i/2$	R2
$1/2 < d < 3/4$	$V_i/2 - 3V_i/4$	R3
$3/4 < d < 1$	$3V_i/4 - V_i$	R4

Duty-Cycle	Output voltage Limits	Operating regions
$d < 1/4$	$0 - V_i/4$	R1
$1/4 < d < 1/2$	$V_i/4 - V_i/2$	R2
$1/2 < d < 3/4$	$V_i/2 - 3V_i/4$	R3
$3/4 < d < 1$	$3V_i/4 - V_i$	R4




Fig. 2. Main waveform of five level buck converter

From the Fig.2 it is observed that the proposed converter presents 16 switching states. And In Fig. 2 v_x is the voltage before the low pass filter (LC section), and the average voltage across the inductor is given by equation(1) where the area under $v_L(t)$ over the time period $T_s/4$ is considered.

$$\frac{4}{T_s} \int_{t_0}^{t_0 + \frac{T_s}{4}} v_L(t) dt \tag{1}$$

$v_L(t)$ is the voltage across the inductor, that is $v_L(t) = v_x(t) - v_0(t)$.

2.2 Static Gain

The steady state operation requires that the inductor current at the end of the switching cycle be the same as that at the beginning, meaning that the net change in the inductor current over one period is zero. Where the one switching period is $0 - T_s/4$.

$$\frac{4}{T_s} \int_{t_0}^{t_0 + \frac{T_s}{4}} v_L(t) dt = 0 \tag{2}$$

By considering that the converter is operating in region R1, $(\frac{V_i}{4} - V_0)DT_s = V_0(\frac{1}{4} - D)T_s$ (3)

By rearranging the equation(3) the mathematical

expression of the static gain as a function of duty cycle D is obtained as shown in equation (4). And it shows that static gain of the five level buck converter is same as that of conventional buck converter.

$$D = \frac{V_0}{V_i} \quad (4)$$

2.3 Inductor Current Ripple

By considering the energy storing or the energy transfer state of the inductor, the current ripple in the inductor can be calculated and this expression is given in equation(5).

$$\Delta i_L = \frac{1}{L} \int_0^{t_1} v_L(t) dt \quad (5)$$

The time interval t_1 has different values depending on the operating region and it is obtained from Fig. 2.

The current ripple through the inductor has different behavior according to the operating region. So that equation (5) must be used for all operating regions of five level buck converter. Hence by changing the value of t_1 in all the operating regions we can get the current ripple equation for each operating region.

In region R1,

$$\Delta i_L = \frac{1}{L} \int_0^{DT_s} (v_i - v_0) dt$$

And putting $(v_0 = Dv_i)$ and $(T_s = \frac{1}{f_s})$

$$\Delta i_L = \frac{v_i}{4f_s L} (1 - 4D)D, \quad D < \frac{1}{4} \quad (6. a)$$

In region R2,

$$\Delta i_L = \frac{1}{L} \int_{T_s/4}^{3T_s/4} (v_i - v_0) dt$$

$$\Delta i_L = \frac{v_i (1-2D)(4D-1)}{4f_s L}, \quad \frac{1}{4} \leq D < \frac{3}{4} \quad (6. b)$$

In region R3,

$$\Delta i_L = \frac{1}{L} \int_{T_s/2}^{3T_s/2} (3\frac{v_i}{4} - v_0) dt$$

$$\Delta i_L = \frac{v_i (3-4D)(2D-1)}{4f_s L}, \quad \frac{3}{4} \leq D < \frac{3}{4} \quad (6. c)$$

In region R4,

$$\Delta i_L = \frac{1}{L} \int_{3T_s/4}^{DT_s} (v_i - v_0) dt$$

$$\Delta i_L = \frac{v_i}{4f_s L} (1 - D)(4D - 3), \quad \frac{3}{4} \leq D < 1 \quad (6. d)$$

The above equations 6. (a) (b) (c) & (d) gives the inductor current ripple in all four operating regions, where f_s is the switching frequency.

The inductor current ripple in the five level buck converter reduces by 16 times. Further, from this the value of inductor can be given by equation (7).

$$L = \frac{V_i}{64f_s \Delta i_L} \quad (7)$$

2.4 Capacitors Voltage Ripple

Here in this section the voltage ripple across the capacitors C_1, C_2, C_3 and C_4 are analyzed. Voltage ripple can be calculated by considering the energy storing state or the energy transfer state of the capacitor and is given by equation (8).

$$\Delta v_C = \frac{1}{C} \int_0^{\Delta t_C} i_C(t) dt \quad (8)$$

Where Δt_C is the charge or discharge time interval and $i_C(t)$ is the instantaneous capacitor current. For the capacitor C_1 and C_2 the charge interval time is given by $\Delta t_C = DT_s$; for $D < 1/2$ and $\Delta t_C = (1 - D)T_s$; for $D > 1/2$. And the charging current of these capacitors are $i_C(t) = I_L/2$. By substituting these values in equation(8) the voltage ripple across the capacitors C_1 and C_2 are obtained as shown in equation(9. a) & (9. b).

$$\text{For capacitor } C_{1,2}, \Delta v_{C1,2} = \frac{1}{C_{1,2}} \int_0^{DT_s} \frac{I_L}{2} dt$$

$$\Delta v_{C1,2} = \frac{I_L}{2f_s C_{1,2}} D, \quad D < \frac{1}{2} \quad (9.a)$$

$$\text{For capacitor } C_{1,2}, \Delta v_{C1,2} = \frac{1}{C_{1,2}} \int_0^{(1-D)T_s} \frac{I_L}{2} dt$$

$$\Delta v_{C1,2} = \frac{I_L}{2f_s C_{1,2}} (1 - D), \quad D > \frac{1}{2} \quad (9. b)$$

And likewise for the capacitors C_3 and C_4 the charge interval time is given by, $\Delta t_C = DT_s$ for $D < 1/4$; $\Delta t_C = \frac{T_s}{4}$ for $1/4 < D < 3/4$; and $\Delta t_C = (1 - D)T_s$; for $3/4 < D < 1$. The charging current of these capacitors are $i_C(t) = I_L$, And by substituting these values in equation(8) the voltage ripple across the capacitors C_3 and C_4 are obtained as shown in equation(10. a), (10. b) & (10. c).

$$\text{For capacitor } C_{3,4}, \Delta v_{C3,4} = \frac{1}{C_{3,4}} \int_0^{DT_s} I_L dt$$

$$\Delta v_{C3,4} = \frac{I_L}{f_s C_{3,4}} D, \quad D < \frac{1}{2} \quad (10. a)$$

$$\text{For capacitor } C_{3,4}, \Delta v_{C3,4} = \frac{1}{C_{3,4}} \int_0^{T_s/4} \frac{I_L}{2} dt$$

$$\Delta v_{C3,4} = \frac{I_L}{4f_s C_{3,4}}, \quad \frac{1}{4} < D < \frac{3}{4} \quad (10. b)$$

$$\text{For capacitor } C_{3,4}, \Delta v_{C3,4} = \frac{1}{C_{3,4}} \int_0^{(1-D)T_s} \frac{I_L}{2} dt$$

$$\Delta v_{C3,4} = \frac{I_L}{f_s C_{3,4}} (1 - D), \quad \frac{1}{4} < D < \frac{3}{4} \quad (10. c)$$

The maximum voltage ripple occurs for $D = 0.5$, for all capacitors, hence by assuming this maximum voltage ripple the capacitance expression can be derived as shown in below equation(11).

$$C = \frac{I_L}{4f_s \Delta C} \quad (11)$$

3. Experimental results

To verify the operation and evaluate the performance of the proposed five level Buck converters, an 8-kW prototype was design and the proposed topology was experimentally verified. The converter specifications are shown in Table 2. Due the relation of the input-output voltage, the converter operates in the region R3.The selected components are shown in Table 3. Fig. 3 shows the open loop simulation model of five level buck converter.

Table 2: Five level Buck converter Specification

Specification	Value
Input voltage	750- V
Output voltage	440- V
Output power	8- kW
Switching frequency	25- kHz
Inductor current ripple	1.8- A
Capacitor voltage ripple	4.4- V
Duty cycle	58.66

Table 3: Prototype Components

Parameters	Value
Output Inductor	260μH
Capacitors C1 to C4 and Co	41μF/1.3kV – film
Semiconductors	600V- IGBT




Fig 4. Output voltage waveform

Performance analysis of five-level buck converter was carried out with $\pm 20\%$ variations from the designed value of the inductor and capacitor, by keeping one parameter constant at a time.

The variation in peak over shoot, settling time, delay time, rise time and peak time for varied capacitor and inductor values were plotted. The below Table 4 shows the tabulation of different parameter with constant capacitor value of $41\mu F$ and $\pm 20\%$ variations from the designed value of inductor. Table 5 shows the tabulation of different parameters with constant inductor value of $260\mu H$ and $\pm 20\%$ variations from the designed value of the capacitor.




Fig. 3. Open loop Simulation model of five level buck converter




Fig 5. Output current waveform

Table 4: Variation of Parameter With Constant Capacitor Value

Inductor Value In (μH)	Over Shoot (Mp) In Volts	Settling Time(ts) In Seconds	Delay Time(td) In Seconds	Rise time(tr) In seconds	Peak time(tp) In seconds
208	372.3	8.010e-3	9.535e-5	1.467e-4	2.925e-4
221	372.0	8.050e-3	9.830e-5	1.516e-4	3.001e-4
234	371.4	8.090e-3	1.012e-4	1.565e-4	3.050e-4
247	369.2	8.095e-3	1.040e-4	1.612e-4	3.100e-4
260	366.6	8.100e-3	1.069e-4	1.656e-4	3.172e-4
273	365.6	8.096e-3	1.098e-4	1.698e-4	3.340e-4
286	365.3	8.095e-3	1.126e-4	1.738e-4	3.413e-4
299	364.3	8.106e-3	1.155e-4	1.778e-4	3.453e-4
312	362.4	8.109e-3	1.181e-4	1.817e-4	3.491e-4

Table 5: Variation of Parameter With Constant Inductor Value

Capacitor Value In (μF)	Over Shoot (M_p) In Volts	Settling Time(t_s) In Seconds	Delay Time(t_d) In Seconds	Rise time(t_r) In seconds	Peak time(t_p) In Seconds
33	359.5	8.087e-3	9.605e-5	1.484e-4	2.937e-4
35	362.9	8.088e-3	9.880e-5	1.529e-4	3.009e-4
37	365.2	8.094e-3	1.015e-4	1.573e-4	3.053e-4
39	366.2	8.120e-3	1.042e-4	1.616e-4	3.100e-4
41	366.6	8.150e-3	1.069e-4	1.656e-4	3.172e-4
43	368.4	8.175e-3	1.096e-4	1.694e-4	3.348e-4
45	370.8	8.180e-3	1.122e-4	1.731e-4	3.408e-4
47	372.5	8.220e-3	1.148e-4	1.767e-4	3.449e-4
49	373.3	8.240e-3	1.174e-4	1.802e-4	3.484e-4




Fig 6(d). Variation of Rise time for $\pm 20\%$ Variation in Designed Value of Inductor




Fig 6(e). Variation of Peak time for $\pm 20\%$ Variation in Designed Value of Inductor




Fig 6(a). Variation of Peak overshoot for $\pm 20\%$ Variation in Designed Value of Inductor




Fig 6(b). Variation of settling time for $\pm 20\%$ Variation in Designed Value of Inductor




Fig 6(c). Variation of Delay time for $\pm 20\%$ Variation in Designed Value of Inductor




Fig 7(a). Variation of Peak overshoot for $\pm 20\%$ Variation in Designed Value of Capacitor




Fig 7(b). Variation of Settling time for $\pm 20\%$ Variation in Designed Value of Capacitor




Fig 7(c). Variation of Delay time for $\pm 20\%$ Variation in Designed Value of Capacitor




Fig 7(d). Variation of Rise time for $\pm 20\%$ Variation in Designed Value of Capacitor




Fig 7(e). Variation of Peak time for $\pm 20\%$ Variation in Designed Value of Capacitor

From Figures Fig 6. (a),(c),(d) and Fig 7. (a),(c),(d) the peak overshoot, delay time and Rise time varies linearly with changes in inductor and capacitor value. But it be observed that in the Fig 6. (b),(e) and Fig 7. (b),(e) due to the variation of inductance and capacitance there is a significant effect on the settling time and the peak time of the converter waveform.

4. Conclusions

A nonisolated five level Buck converter for high voltage application was proposed and structure was analyzed in detail in this paper. The advantages of this converter are absence of a transformer, a reduced number of components, a reduced volume of output filter and low voltage across the semiconductors.

The proposed converter is designed and simulated. The converter was designed to supply a load at 440V at 8000W with duty ratio of 0.586. The output waveforms obtained from simulations confirms the better performance of the proposed converter. Analysis are carried out by varying the $\pm 20\%$ of the capacitor and inductor designed value. Further future work will concentrate on designing the closed lopp controller for the efficient operation of the proposed converter.

References

1. **F. Costa, S. A. Mussa and I. Barbi**, "Multilevel buck dc-dc converter for high voltage application," *Industry Applications (INDUSCON), 2012 10th IEEE/IAS International Conference on Digital Object Identifier: Publication Year: 2012.*
2. **M. Baran and N. Mahajan**, "Dc distribution for industrial systems: opportunities and challenges," *IEEE Transactions*

3. **O. Gomis-Bellmunt, A. Junyent-Ferre, A. Sumper, and J. Bergas-Jane**, "Control of a wind farm based on synchronous generators with a central HVDC-VSC converter," *IEEE Transactions on Power System*, vol. 26, no. 3, pp. 1632-1640, August 2011.
4. **J. Robinson, D. Jovicic, and G. Joo ands**, "Analysis and design of an offshore wind farm using a mv dc grid," *IEEE Transactions on Power Delivery*, vol. 25, no. 4, pp. 2164 – 2173, oct. 2010.
5. **Denniston, A. Massoud, S. Ahmed, and P. Enjeti**, "Multiple-module high-gain high-voltage dc-dc transformers for offshore wind energy systems," *Transactions on Industrial Electronics*, vol. 58, no. 5, pp. 1877–1886, may 2011.
6. **Meyer, M. Hoing, A. Peterson, and R. De Doncker**, "Control and design of dc grids for offshore wind farms," *IEEE Transactions on Industry Applications*, vol. 43, no. 6, pp. 1475 –1482, nov.-dec. 2007.
7. **I. Barbi, R. Gules, R. Redl, and N. Sokal**, "Dc-dc converter: four switches vpk=vin/2, capacitive turn-off snubbing, zv turn-on," *Transactions on Power Electronics*, vol. 19, no. 4, pp. 918 – 927, july 2004.
8. **T.-T. Song, H.-H. Chung, and A. Ioinovici**, "A high-voltage dc-dc converter with vin/3 voltage stress on the primary switches," *IEEE Transactions on Power Electronics*, vol. 22, no. 6, pp. 2124 –2137, nov. 2007.
9. **T.-T. Song, H. Wang, H.-H. Chung, S. Tapuhi, and A. Ioinovici**, "Ahigh-voltage zvzcs dc-dc converter with low voltage stress," *IEEE Transactions on Power Electronics*, vol. 23, no. 6, pp. 2630 –2647, nov. 2008.
10. **H. Fan and H. Li**, "High-frequency transformer isolated bidirectional dcdc converter modules with high efficiency over wide load range for 20 kva solid-state transformer," *IEEE Transactions on Power Electronics*, vol. 26, no. 12, pp. 3599 –3608, dec. 2011.
11. **Biela, D. Aggeler, D. Bortis, and J. Kolar**, "Balancing circuit for a 5kv/50ns pulsed power switch based on sic-jfet super cascode," in *IEEE Pulsed Power Conference, 2009. PPC '09.* 28 2009-july 2 2009, pp. 635–640.
12. **B. Wu**, *High-Power Converters and AC Drives*. New Jersey: John Wiley and Sons, 2006.